<?xml version='1.0' encoding='UTF-8'?>
<?xml-stylesheet href="/static/style.xsl" type="text/xsl"?>
<rss xmlns:atom="http://www.w3.org/2005/Atom" xmlns:content="http://purl.org/rss/1.0/modules/content/" version="2.0">
  <channel>
    <title>Most recent entries from all</title>
    <link>https://vulnerability.circl.lu</link>
    <description>Contains only the most 10 recent entries.</description>
    <docs>http://www.rssboard.org/rss-specification</docs>
    <generator>python-feedgen</generator>
    <language>en</language>
    <lastBuildDate>Mon, 28 Sep 2026 23:33:12 +0000</lastBuildDate>
    <item>
      <title>CVE-2026-31482 — s390/entry: Scrub r12 register on kernel entry</title>
      <link>https://vulnerability.circl.lu/vuln/cve-2026-31482</link>
      <description>&lt;p&gt;&lt;strong&gt;Affected:&lt;/strong&gt; Linux&lt;/p&gt;
&lt;p&gt;In the Linux kernel, the following vulnerability has been resolved:&lt;/p&gt;
&lt;p&gt;s390/entry: Scrub r12 register on kernel entry&lt;/p&gt;
&lt;p&gt;Before commit f33f2d4c7c80 (&amp;#34;s390/bp: remove TIF_ISOLATE_BP&amp;#34;),
all entry handlers loaded r12 with the current task pointer
(lg %r12,__LC_CURRENT) for use by the BPENTER/BPEXIT macros. That
commit removed TIF_ISOLATE_BP, dropping both the branch prediction
macros and the r12 load, but did not add r12 to the register clearing
sequence.&lt;/p&gt;
&lt;p&gt;Add the missing xgr %r12,%r12 to make the register scrub consistent
across all entry points.&lt;/p&gt;</description>
      <content:encoded>&lt;p&gt;&lt;strong&gt;Affected:&lt;/strong&gt; Linux&lt;/p&gt;
&lt;p&gt;In the Linux kernel, the following vulnerability has been resolved:&lt;/p&gt;
&lt;p&gt;s390/entry: Scrub r12 register on kernel entry&lt;/p&gt;
&lt;p&gt;Before commit f33f2d4c7c80 (&amp;#34;s390/bp: remove TIF_ISOLATE_BP&amp;#34;),
all entry handlers loaded r12 with the current task pointer
(lg %r12,__LC_CURRENT) for use by the BPENTER/BPEXIT macros. That
commit removed TIF_ISOLATE_BP, dropping both the branch prediction
macros and the r12 load, but did not add r12 to the register clearing
sequence.&lt;/p&gt;
&lt;p&gt;Add the missing xgr %r12,%r12 to make the register scrub consistent
across all entry points.&lt;/p&gt;</content:encoded>
      <guid isPermaLink="false">https://vulnerability.circl.lu/vuln/cve-2026-31482</guid>
    </item>
  </channel>
</rss>
